Rectangular dualisation is a technique used to generate rectangular topologies for use in top-down fioorplanning of integrated circuits. In order for this technique to be used in a floorplanning system, its input, the connectivity graph representing an integrated circuit has to fulfill a number of conditions. This paper presents an efficient algorithm that transforms an arbitrary connected graph, representing an integrated circuit, into another graph that is guaranteed to fulfill these conditions and to admit rectangular duals. Effectively, the algorithm solves the global routing problem by using three techniques: passthrough, wiring blocks and collapsed wiring blocks. Resulting floorplans may be passed to a chip assembler and detailed router package to complete the layout. This paper also introduces a novel technique to transform a tree of biconnected sub-graphs into a block neighbourhood graph that is a path. An important aspect of the floorplanning process should be noted when the design is approached topdown, a strategy we encourage. In such cases the designer has incomplete knowledge of the exact content of each block in the floorplan and therefore has to proceed in terms of rectangle shapes and area according to his or her experience.
any one hierarchical level. When the FBD is known, the floorplanning process may be carried out. When this task is performed manually, the designer searches for a relative placement of the blocks and for an area and shape for each block which minimises the overall chip layout area while at the same time meeting design constraints such as layout design tool limitations, interconnection type and technological design rules. (see Figure l( An important aspect of the floorplanning process should be noted when the design is approached topdown, a strategy we encourage. In such cases the designer has incomplete knowledge of the exact content of each block in the floorplan and therefore has to proceed in terms of rectangle shapes and area according to his or her experience.
It is important to note here the difference between top-down floorplanning and block placement which is used in bottom-up design approaches. The basic difference resides in that the former assumes that information such as positions of block communication ports, exact block dimensions or shapes need not be known, while the latter is considered as a problem of optimally placing arbitrarily shaped blocks with defined port positions and dimensions. This paper is concerned with the automation of top-down floorplanning which is considered much more difficult as more variable dimensions are included.
The automation of the floorplanning process has been the subject of intense research and powerful algorithms have been produced in recent years. The most notable are: min-cut partitioning [1, 2, 3] , forcedirected placement [4] , simulated annealing based placement optimisation [5, 6] , graph clustering [7] , rectangular topology generation [8, 9] and the building of graphs for rectangular dualisation [10] [11, 12] .
PIAF is a knowledge-based/algorithmic floorplanning system (KBS) developed at the Systems Engineering and Design Automation Laboratory over the last few years [11, 13, 14] . It relies on a strategy that partitions the floorplanning task in a way that allows efficient use of heuristics and specialised design knowledge in the generation and pruning of the solution space.
In this paper, we discuss one of the key algorithms of PIAF, namely the automatic generation of graphs that admit rectangular duals while at the same time solving the global routing problem. In the last few years, several researchers have reported techniques to tackle subproblems of the RACG generation process (see for example [18] ) but none has produced an algorithm that generates RACGs from connected graphs, as the algorithm we are reporting here does.
As mentioned earlier, the properties of an RACG are formally presented by Kozminski In the fifth phase, the minimum degree of nodes is satisfied by introducing more defacto edges. This is due to the fact that we are dealing with rectangular shapes and a rectangle needs at least four other adjacent rectangles (except for rectangle on the periphery where the minimum requirements are three for a non-corner block and two for a corner block respectively).
In the sixth phase, we force the graph to have a BNG that is a path. To do this, the algorithm uses Conjecture 1 which reduces the task to destroying the external faces (made of edges between the external node and the nodes on the periphery of the graph) that have more than three nodes by inserting more defacto edges.
In the seventh phase, the algorithm destroys illegal faces in the graph (non-external faces) that have more than three nodes and illegal cycles (cycles with three nodes that are not faces).
Finally in the eighth phase, blocks to occupy the four corners of the floorplan are selected. Note that if the user has already specified some blocks to be corner-blocks, then the algorithm will maximise the number of these blocks in the selection process. The output of the algorithm is the final adjacency lists of the graph, and restoration paths for any edges that have been removed from the original connectivity graph, the list of corners and faces. Rectangular dualisation may then be applied to produce the floorplans.
We present in the following paragraphs each of these phases in detail.
Phase 1: Forcing a Planar Embedding
In this phase, the search for a planar embedding of the input graph is carried out by ,a recursive procedure derived from [16] . This procedure planarises the graph by deleting a minimal set of edges if needed (see Figure 6 ). As the set of edges is not unique, two types of control upon edge selection are used. The first is done via the initial ordering of the adjacency lists that represent the graph (first path in Figure 6 ).
The second type of control is done via the decision of which edge to delete in a crossing pair. An edge weighting function is used to select the appropriate one. Each time an edge is deleted, we restart the procedure on the biconnected components of the new graph. This procedure ends when the graph is planarised, producing a list of planar biconnected components, a list of deleted edges and a list of the generated paths as if they were produced by pathfinder [15] .
Following the planar embedding of the connectivity graph, the algorithm proceeds in this phase to draw the planar bico.nnected components on the plane and to generated the faces of the embedding. As several drawings may exist, the current procedure is exhaustive in its search. This permits backtracking to generate different RACG solutions. The drawing First path (protected) deleted path (edge) 
FIGURE 7
The biconnected component {8,13,14} could be inserted in one of these three faces.
We For each edge to be restored, the restoration algorithm finds the "faces path" that separates the endpoints of the edge (see Figure 8) . A "face path" is a set of graph faces which need to be crossed in order to join two nodes. The path selection is based upon the least edge weight separating two adjacent faces. Then, the edge is restored with the injection of wiring blocks at its crossing with the edges in the faces path. The faces of the embedding are updated by this operation.
Phase 4: External Defacto Connections
The faces generated in the previous phase and containing node 1 as external node are checked for their degree. If such a face has a degree greater than 3 and a set of its nodes not connected to the external node, then the nodes in this set will have a forced (defacto) connection to the exterior. This face will be destroyed (generating new faces) by the introduction of new edges, between these nodes and node 1.
Phase 3: Restoration of Deleted Edges
This phase restores deleted edges using one of three options. In the first, the algorithm gives the user the possibility of restoring the deleted edges using techniques other than the insertion of wiring blocks. In the second option, the deleted edges are restored by the insertion of wiring blocks each time a crossover occurs. In the third option, adjacent crossovers are face that the node belongs to is found using least cost branch and bound search. Then the node with least connection in that face is selected as the end node of an edge that the algorithm installs using wiring blocks.
Phase 6: Forcing a BNG Path
The biconnected components generated in phase 1 have the property that node 1 (when it is the exterior node) could not be an articulation node for any pair of biconnected components. This is the result of the DFS operation and the condition for the insertion of node 1 as an external node as described above. This result is used in the following manner. 
ALGORITHM EVALUATION
The graph of the example is shown in Figure 10 and corresponds to the FBD of a LISP chip. It contains 18 nodes. The corresponding rectangular dual of the algorithm's RACG is shown in Figure 11 . The algorithm has added 18 wiring blocks in order to produce the RACG (they are named "paf_wb_N", where N is a number).
Run Time Examples FIGURE 11 A rectangular dual of the RACG generated for the graph shown in Figure 10 . 
